blob: 5c1da3587176f08d3d881671ad143dfbb5c59ca5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
|
/*
* Copyright (c) 2019 Samsung Electronics Co., Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "Tensor.h"
#define NO_USE(a) (void)(a)
namespace neurun
{
namespace exec
{
namespace interp
{
void ITensor::access(const std::function<void(backend::operand::ITensor &tensor)> &fn)
{
fn(*this);
}
size_t ROTensor::calcOffset(const neurun::util::Coordinates &coords) const
{
NO_USE(coords);
throw std::runtime_error("offset_element_in_bytes is not supported for cpu::Tensor now.");
}
size_t Tensor::calcOffset(const neurun::util::Coordinates &coords) const
{
NO_USE(coords);
throw std::runtime_error("offset_element_in_bytes is not supported for cpu::Tensor now.");
}
ir::Layout ROTensor::layout() const
{
// TODO Changes to return frontend layout
return ir::Layout::NHWC;
}
ir::Layout Tensor::layout() const
{
// TODO Changes to return frontend layout
return ir::Layout::NHWC;
}
} // namespace interp
} // namespace exec
} // namespace neurun
|
