blob: a02f980a54e8d0d108af3c3fc331c6e4deba847d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
/*
* Copyright (c) 2018 Samsung Electronics Co., Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __NEURUN_IR_OPERATION_H__
#define __NEURUN_IR_OPERATION_H__
#include <memory>
#include "ir/OpCode.h"
#include "ir/Operand.h"
#include "ir/OperandIndexSequence.h"
#include "ir/OperandConstraint.h"
namespace neurun
{
namespace ir
{
struct OperationVisitor;
class Operation
{
public:
Operation(OperandConstraint input_constr, const OperandIndexSequence &inputs,
const OperandIndexSequence &outputs);
explicit Operation(OperandConstraint input_constr);
Operation(const Operation &) = delete;
Operation(Operation &&) = default;
Operation &operator=(const Operation &) = delete;
Operation &operator=(Operation &&) = default;
virtual ~Operation();
public:
virtual void accept(OperationVisitor &v) const = 0;
virtual std::string name() const { return std::string{toString(opcode())}; }
virtual OpCode opcode() const = 0;
public:
void replaceInput(const OperandIndex &from, const OperandIndex &to);
void replaceOutput(const OperandIndex &from, const OperandIndex &to);
const OperandIndexSequence &getInputs() const { return _inputs; }
const OperandIndexSequence &getOutputs() const { return _outputs; }
// It's for only input/output tensors but const data.
void setInputs(const OperandIndexSequence &indexes);
void setOutputs(const OperandIndexSequence &indexes);
private:
OperandConstraint _input_constr;
OperandIndexSequence _inputs;
OperandIndexSequence _outputs;
};
} // namespace ir
} // namespace neurun
#endif // __NEURUN_IR_OPERATION_H__
|
