blob: 91085f2f34da4966574300c0aef6c187bc3d77fd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
/*
* Copyright (c) 2019 Samsung Electronics Co., Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __NEURUN_IR_INTERNAL_TYPE_H__
#define __NEURUN_IR_INTERNAL_TYPE_H__
#include <cstdint>
namespace neurun
{
namespace ir
{
enum class Activation
{
NONE = 0,
RELU = 1,
RELU1 = 2,
RELU6 = 3,
TANH = 4,
SIGMOID = 5
};
enum class PaddingType
{
EXPLICIT = 0,
SAME = 1,
VALID = 2
};
struct ExplicitPadding
{
uint32_t left;
uint32_t right;
uint32_t top;
uint32_t bottom;
};
// TODO Resolve explicit padding param at frontend and save in value field
struct Padding
{
PaddingType type;
ExplicitPadding param;
};
struct Stride
{
uint32_t vertical;
uint32_t horizontal;
};
} // namespace ir
} // namespace neurun
#endif // __NEURUN_IR_INTERNAL_TYPE_H__
|
