blob: 07cbece1ef54e1a10cb01533010d2bb356ceff02 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
/*
* Copyright (c) 2019 Samsung Electronics Co., Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "AclTensorRegister.h"
namespace neurun
{
namespace backend
{
namespace acl_common
{
AclTensorRegister::AclTensorRegister(const ir::Operands &operands,
const std::shared_ptr<ITensorBuilder> &tensor_builder)
: _operands{operands}, _tensor_builder{tensor_builder}
{
assert(tensor_builder != nullptr);
}
void AclTensorRegister::visit(const ir::OpSequence &op_seq)
{
for (const auto &e : op_seq.operations())
{
const auto &node = *(e.node);
node.accept(*this);
// Set count of nodes to use operand
for (const auto &input : node.getInputs())
{
setUsesCount(input, _operands.at(input).getUses().size());
}
}
}
} // namespace acl_common
} // namespace backend
} // namespace neurun
|
