blob: 02de455802020f80d078e0b11dfc6172e7dd8644 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/*
* Copyright (c) 2019 Samsung Electronics Co., Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __NEURUN_BACKEND_ACL_CL_TENSOR_REGISTER_H__
#define __NEURUN_BACKEND_ACL_CL_TENSOR_REGISTER_H__
#include <AclTensorRegister.h>
#include <misc/polymorphic_downcast.h>
#include "TensorBuilder.h"
namespace neurun
{
namespace backend
{
namespace acl_cl
{
class TensorRegister : public acl_common::AclTensorRegister
{
public:
TensorRegister(const ir::Operands &operands, const std::shared_ptr<TensorBuilder> &tensor_builder)
: acl_common::AclTensorRegister{operands, tensor_builder}
{
// DO NOTHING
}
void setUsesCount(const ir::OperandIndex &ind, size_t num_uses) const override
{
nnfw::misc::polymorphic_downcast<TensorBuilder *>(tensor_builder().get())
->setUsesCount(ind, num_uses);
}
};
} // namespace acl_cl
} // namespace backend
} // namespace neurun
#endif // __NEURUN_BACKEND_ACL_CL_TENSOR_REGISTER_H__
|
