blob: 1387897c9a9a05cb32a6c926b895aa281c088794 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
/*
* Copyright (c) 2018 Samsung Electronics Co., Ltd. All Rights Reserved
* Copyright (c) 2016-2018 ARM Limited.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __ARM_COMPUTE_CLBATCH_TO_SPACE_ND_KERNEL_H__
#define __ARM_COMPUTE_CLBATCH_TO_SPACE_ND_KERNEL_H__
#include "arm_compute/core/CL/ICLKernel.h"
namespace arm_compute
{
class ICLTensor;
/** OpenCL kernel to perform BATCH_TO_SPACE_ND operation */
class CLBatchToSpaceNDKernel : public ICLKernel
{
public:
/** Default constructor */
CLBatchToSpaceNDKernel();
/** Prevent instances of this class from being copied (As this class contains pointers) */
CLBatchToSpaceNDKernel(const CLBatchToSpaceNDKernel &) = delete;
/** Prevent instances of this class from being copied (As this class contains pointers) */
CLBatchToSpaceNDKernel &operator=(const CLBatchToSpaceNDKernel &) = delete;
/** Allow instances of this class to be moved */
CLBatchToSpaceNDKernel(CLBatchToSpaceNDKernel &&) = default;
/** Allow instances of this class to be moved */
CLBatchToSpaceNDKernel &operator=(CLBatchToSpaceNDKernel &&) = default;
/** Default destructor */
~CLBatchToSpaceNDKernel() = default;
/** Initialise the kernel's input and output.
*
* @param[in] input Input tensor. Data types supported: U8/QASYMM8/S16/S32/F16/F32.
* @param[in] output Output tensor. Data types supported: U8/QASYMM8/S16/S32/F16/F32.
*/
void configure(const ICLTensor *input, ICLTensor *output, const int32_t *block_size);
// Inherited methods overridden:
void run(const Window &window, cl::CommandQueue &queue) override;
private:
const ICLTensor *_input; /**< Source tensor */
ICLTensor *_output; /**< Destination tensor */
};
} // namespace arm_compute
#endif /* __ARM_COMPUTE_CLSPACE_TO_BATCH_ND_KERNEL_H__ */
|
