summaryrefslogtreecommitdiff
path: root/compute/ARMComputeEx/arm_compute/core/CL/kernels/CLSpaceToBatchNDKernel.h
blob: 75ba0c0749f323d7e55a2b4ef07d0a923b1175a2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
/*
 * Copyright (c) 2018 Samsung Electronics Co., Ltd. All Rights Reserved
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/*
 * Copyright (c) 2016-2018 ARM Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#ifndef __ARM_COMPUTE_CLSPACE_TO_BATCH_ND_KERNEL_H__
#define __ARM_COMPUTE_CLSPACE_TO_BATCH_ND_KERNEL_H__

#include "arm_compute/core/CL/ICLKernel.h"

namespace arm_compute
{
class ICLTensor;

/** OpenCL kernel to perform SPACE_TO_BATCH_ND operation */
class CLSpaceToBatchNDKernel final : public ICLKernel
{
public:
  /** Default constructor */
  CLSpaceToBatchNDKernel();
  /** Prevent instances of this class from being copied (As this class contains pointers) */
  CLSpaceToBatchNDKernel(const CLSpaceToBatchNDKernel &) = delete;
  /** Prevent instances of this class from being copied (As this class contains pointers) */
  CLSpaceToBatchNDKernel &operator=(const CLSpaceToBatchNDKernel &) = delete;
  /** Allow instances of this class to be moved */
  CLSpaceToBatchNDKernel(CLSpaceToBatchNDKernel &&) = default;
  /** Allow instances of this class to be moved */
  CLSpaceToBatchNDKernel &operator=(CLSpaceToBatchNDKernel &&) = default;
  /** Default destructor */
  ~CLSpaceToBatchNDKernel() = default;
  /** Initialise the kernel's input and output.
   *
   * @note       The data layout of input and output must be the same.
   * @note       The number of dimensions of input and output must be 4, and `spatial` dimensions
   *             are height and width.
   * @param[in]  input         Input tensor. Data types supported: U8/QASYMM8/S16/F16/S32/F32.
   *                           Data layout supported: NCHW/NHWC
   * @param[in]  block_size    Block size tensor. Data types supported: S32.
   * @param[in]  padding_size  Padding size tensor. Data types supported: S32.
   * @param[out]  output        Output tensor. Data types supported: U8/QASYMM8/S16/F16/S32/F32.
   *                            Data layout supported: NCHW/NHWC
   */
  void configure(const ICLTensor *input, const ICLTensor *block_size, const ICLTensor *padding_size,
                 ICLTensor *output);

  // Inherited methods overridden:
  void run(const Window &window, cl::CommandQueue &queue) override;

private:
  const ICLTensor *_input{nullptr};        /**< Source tensor */
  const ICLTensor *_block_size{nullptr};   /**< Block size tensor */
  const ICLTensor *_padding_size{nullptr}; /**< Padding size tensor */
  ICLTensor *_output{nullptr};             /**< Destination tensor */
};

} // namespace arm_compute

#endif /* __ARM_COMPUTE_CLSPACE_TO_BATCH_ND_KERNEL_H__ */