summaryrefslogtreecommitdiff
path: root/runtimes/neurun/src/backend/cpu/TensorBuilder.cc
diff options
context:
space:
mode:
authorChunseok Lee <chunseok.lee@samsung.com>2018-09-18 16:53:40 +0900
committerChunseok Lee <chunseok.lee@samsung.com>2018-09-18 16:53:40 +0900
commit91f4ba45449f700a047a4aeea00b1a7c84e94c75 (patch)
treec60eecdba0861c51010fb0519f8a59668d90a6d2 /runtimes/neurun/src/backend/cpu/TensorBuilder.cc
parent07659ccd9fe7b1cf1547cc6cad78bcf489f0a361 (diff)
downloadnnfw-91f4ba45449f700a047a4aeea00b1a7c84e94c75.tar.gz
nnfw-91f4ba45449f700a047a4aeea00b1a7c84e94c75.tar.bz2
nnfw-91f4ba45449f700a047a4aeea00b1a7c84e94c75.zip
Imported Upstream version 0.2upstream/0.2submit/tizen/20180918.075952
Diffstat (limited to 'runtimes/neurun/src/backend/cpu/TensorBuilder.cc')
-rw-r--r--runtimes/neurun/src/backend/cpu/TensorBuilder.cc73
1 files changed, 73 insertions, 0 deletions
diff --git a/runtimes/neurun/src/backend/cpu/TensorBuilder.cc b/runtimes/neurun/src/backend/cpu/TensorBuilder.cc
new file mode 100644
index 000000000..1b972a830
--- /dev/null
+++ b/runtimes/neurun/src/backend/cpu/TensorBuilder.cc
@@ -0,0 +1,73 @@
+/*
+ * Copyright (c) 2018 Samsung Electronics Co., Ltd. All Rights Reserved
+ *
+ * Licensed under the Apache License, Version 2.0 (the "License");
+ * you may not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * http://www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an "AS IS" BASIS,
+ * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#include "TensorBuilder.h"
+
+#include <cassert>
+
+#include "operand/Object.h"
+
+namespace neurun
+{
+namespace backend
+{
+namespace cpu
+{
+
+TensorBuilder::TensorBuilder()
+{
+ // DO NOTHING
+}
+
+void TensorBuilder::mark(const ::neurun::graph::operand::Index &ind)
+{
+ assert(_tensors.size() == 0);
+
+ _inds.insert(ind);
+}
+
+void TensorBuilder::prepare(codegen::Plan &plan,
+ const std::map<int, ::arm_compute::TensorInfo> &tensor_info_ctx)
+{
+ assert(_tensors.size() == 0);
+
+ for (auto ind_int : _inds)
+ {
+ ::neurun::graph::operand::Index ind{ind_int};
+ auto tensor = std::make_shared<operand::Tensor>(tensor_info_ctx.at(ind.asInt()));
+ // TODO Fix allocation here. When Tensor object is created the memory for tensor is also
+ // allocated, and this must be fixed.
+ plan.operands().set(ind, std::make_shared<operand::Object>(tensor));
+ _tensors[ind] = tensor;
+ }
+}
+
+void TensorBuilder::allocate(void)
+{
+ assert(_inds.size() == _tensors.size());
+
+ // NOTE For now nothing to do. Allocation is done in prepare stage, which is wrong
+ // See also: comment in `prepare()`
+}
+
+std::shared_ptr<operand::Tensor> TensorBuilder::at(const ::neurun::graph::operand::Index &ind)
+{
+ return _tensors.at(ind);
+}
+
+} // namespace cpu
+} // namespace backend
+} // namespace neurun